index - Equipe Secure and Safe Hardware

 

Dernières publications

Mots clés

Power-constant logic Side-Channel Attacks GSM CRT Dynamic range Training Writing Random access memory Cryptography Logic gates SoC Routing Lightweight cryptography Voltage Reverse-engineering Formal methods Application-specific VLSI designs Confusion coefficient Computational modeling Side-channel analysis Fault injection attack OCaml Receivers Sensors Gem5 Differential Power Analysis DPA Energy consumption Transistors Security services DRAM Hardware security Side-Channel Analysis Magnetic tunneling Defect modeling Process variation Machine learning Side-channel attacks SCA Signal processing algorithms Security Aging Reverse engineering TRNG Spin transfer torque Estimation RSA Filtering Intrusion detection Differential power analysis DPA Switches Randomness FPGA Resistance Power demand AES Countermeasures Field Programmable Gates Array FPGA Asynchronous SCA Memory Controller Robustness Neural networks Field programmable gate arrays Temperature sensors Information leakage Convolution Mutual Information Analysis MIA Simulation FDSOI EMFI Authentication Formal proof Loop PUF Side-channel attack Coq Circuit faults PUF Side-Channel Analysis SCA Masking Protocols Masking countermeasure MRAM Reliability Image processing ASIC Costs Internet of Things Linearity Hardware 3G mobile communication Magnetic tunnel junction Dual-rail with Precharge Logic DPL Security and privacy Fault attacks Side-channel attacks Electromagnetic STT-MRAM Fault injection Countermeasure CPA Elliptic curve cryptography

 

Documents avec texte intégral

217

Références bibliographiques

433

Open access

42 %

Collaborations